

Contents

PREFACE	xv
ACKNOWLEDGMENTS	xix
1 INTRODUCTION TO SOFTWARE RADIO CONCEPTS	1
1.1 The Need for Software Radios	1
1.2 What Is a Software Radio?	2
1.3 Characteristics and Benefits of a Software Radio	3
1.4 Design Principles of a Software Radio	6
1.5 Questions	8
2 RADIO FREQUENCY IMPLEMENTATION ISSUES	11
2.1 The Purpose of the RF Front-End	11
2.2 Dynamic Range: The Principal Challenge of Receiver Design	13
2.3 RF Receiver Front-End Topologies	14
2.3.1 Characteristics of the Topologies	14
2.3.2 Topologies	15
2.4 Enhanced Flexibility of the RF Chain with Software Radios	21
2.5 Importance of the Components to Overall Performance	21
2.5.1 Antennas	21
2.5.2 Duplexer and Diplexer	26
2.5.3 RF Filter	26
2.5.4 Low Noise Amplifier	27
2.5.5 Image Reject and IF Filters	27
2.5.6 RF Mixer	27
2.5.7 Local Oscillator	28
2.5.8 Automatic Gain Control	29
2.5.9 Analog to Digital Converter	32
2.6 Transmitter Architectures and Their Issues	33
2.7 Noise and Distortion in the RF Chain	35
2.7.1 Noise Characterization	35
2.7.2 Distortion Characterization	38
2.8 ADC and DAC Distortion	42
	vii

2.9	Predistortion	43
2.10	Flexible RF Systems Using Microelectromechanical Systems	49
2.11	Conclusion	52
2.12	Questions	53
3	MULTIRATE SIGNAL PROCESSING	55
3.1	Introduction	55
3.1.1	Cost	55
3.1.2	Flexibility	56
3.1.3	Overview of the Chapter	57
3.2	Sample Rate Conversion Principles	57
3.2.1	Decimation	58
3.2.2	Interpolation	62
3.2.3	Two Multirate Identities	77
3.2.4	Non-Integer-Rate Conversion	78
3.2.5	Sampling Rate Conversion by Stages	79
3.2.6	Cascaded Integrator Comb Filter	87
3.3	Polyphase Filters	96
3.3.1	Polyphase Decimation	96
3.3.2	Polyphase Interpolation	98
3.4	Digital Filter Banks	101
3.4.1	Implementation	103
3.4.2	DFT Filter Banks	103
3.4.3	Transmultiplexers	112
3.5	Timing Recovery in Digital Receivers Using Multirate Digital Filters	114
3.5.1	Timing Recovery in a Classical Analog Receiver	117
3.5.2	Timing Recovery in the Digital Domain Only	117
3.5.3	Early-Late Gate Synchronizer	120
3.5.4	Timing Offset Control Using the Early-Late Gate Principle	120
3.6	Conclusion	124
3.7	Questions	125
4	DIGITAL GENERATION OF SIGNALS	127
4.1	Introduction	127
4.2	Comparison of Direct Digital Synthesis with Analog Signal Synthesis	129
4.3	Approaches to Direct Digital Synthesis	131
4.3.1	Pulse Output Direct Digital Synthesis	131
4.3.2	ROM Look-Up Table Approach	133
4.3.3	Phase Truncation Distortion	133
4.3.4	Analysis of the Output Sequence	139
4.4	Analysis of Spurious Signals	140
4.5	Spurious Components due to Periodic Jitter	143
4.6	Bandpass Signal Generation	144
4.7	Performance of Direct Digital Synthesis Systems	146

4.7.1	Experimental Findings	146
4.7.2	Use of Hybrid Systems	147
4.8	Hybrid DDS-PLL Systems	148
4.9	Applications of Direct Digital Synthesis	148
4.10	Generation of Random Sequences	150
4.10.1	Types of Sequences and Their Properties	150
4.10.2	Randomization with the Wheatley Procedure	153
4.11	ROM Compression Techniques	157
4.11.1	Interpolation Using Taylor's Series Expansion	158
4.11.2	Interpolation Using Trigonometric Identities	160
4.12	Sine-Phase Difference Algorithm Approach	163
4.13	Modified Sine-Phase Difference Approach (Parabolic Approximation)	164
4.14	Conclusion	166
4.15	Questions	167
5	ANALOG TO DIGITAL AND DIGITAL TO ANALOG CONVERSION	169
5.1	Introduction	169
5.2	Parameters of Ideal Data Converters	171
5.2.1	Sampling Process	171
5.2.2	Quantization	184
5.3	Parameters of Practical Data Converters	195
5.3.1	Generic Data Converter Physical Models	195
5.3.2	Practical Transfer Characteristic Considerations	199
5.3.3	Dynamic Range Considerations	202
5.3.4	Practical Timing Issues	208
5.3.5	Analog Bandwidth	217
5.3.6	Power Consumption	217
5.3.7	Impact of Noise and Interference on Dynamic Range Requirements	221
5.4	Techniques to Improve Data Converter Performance	224
5.4.1	Dithering	225
5.4.2	Automatic Gain Control	228
5.5	Common ADC and DAC Architectures	232
5.5.1	Parallel Structures: Flash ADCs, String DACs, and Binary Structures	232
5.5.2	Segmented Structures: Folding and Interpolating ADC and Segmented Ladder DAC	236
5.5.3	Iterative Structures: Subranging/Pipelined/Half-Flash ADC, Successive Approximation ADC	242
5.5.4	Sigma-Delta Structures: ADC and DAC	246
5.6	Conclusion	256
5.7	Questions	259
6	SMART ANTENNAS	263
6.1	Introduction	263
6.2	Vector Channel Modeling	264

6.2.1	Array Steering Vectors	265
6.2.2	Multipath Channel Models	270
6.2.3	Multi-User Channel Models	273
6.3	Benefits of Smart Antennas	274
6.3.1	Beamforming	275
6.3.2	Space-Time Equalization	276
6.3.3	Diversity	276
6.4	Structures for Beamforming Systems	276
6.4.1	Multiple Fixed-Beam Antenna Array	278
6.4.2	Fully Adaptive Array	278
6.4.3	Relative Benefits and Trade-Offs of Switched Beam and Adaptive Array Systems	282
6.5	Smart Antenna Algorithms	282
6.5.1	Diversity Combining Techniques	283
6.5.2	Adaptation Algorithms Using Training Sequences	289
6.5.3	Blind Algorithms	292
6.6	Diversity and Space-Time Adaptive Signal Processing	300
6.6.1	Algorithms for Receiver STAP	301
6.6.2	Overloaded Array Processing	308
6.7	Algorithms for Transmit STAP	309
6.7.1	Space-Time Pre-Filtering	309
6.7.2	Space-Time Trellis Coding	310
6.7.3	A Simple Transmit Diversity Scheme	314
6.8	Hardware Implementation of Smart Antennas	316
6.8.1	Digital Beamforming Receiver Implementation	317
6.8.2	Digital Beamforming Transmitter Implementation	317
6.8.3	Component Issues	319
6.9	Array Calibration	321
6.9.1	Remote Transmitter Approach	321
6.9.2	Test-Tone Approach	322
6.10	Virginia Tech Space-Time Adaptive Radio Case Study	323
6.10.1	Overview of the VT-STAR Architecture	324
6.10.2	RF Design of VT-STAR	325
6.10.3	Software Issues for VT-STAR	327
6.10.4	Key Design Issues of VT-STAR	333
6.11	Conclusion	333
6.12	Questions	335
7	DIGITAL HARDWARE CHOICES	339
7.1	Introduction	339
7.2	Key Hardware Elements	340
7.3	DSP Processors	342
7.3.1	DSP Core	342
7.3.2	DSP Architectures	342

7.3.3	Numeric Representation	347
7.3.4	Addressing	350
7.3.5	Pipelining	353
7.3.6	Peripherals and Additional Features	355
7.3.7	Multi-Processing	355
7.3.8	Multi-Processing Using a Real-Time Operating System	357
7.3.9	The Software Design Cycle	358
7.3.10	Maximizing Performance	360
7.3.11	Benchmarks and Performance Evaluation	368
7.3.12	Case Study: TMS320C54x Series DSPs	370
7.4	Field Programmable Gate Arrays	371
7.4.1	Operation of an SRAM-Based FPGA Cell	371
7.4.2	Implementing DSP Functions in FPGAs	373
7.4.3	FPGA Architectures	373
7.4.4	Applications of FPGAs to Software Radios	377
7.4.5	Design Principles using FPGAs	378
7.5	Trade-Offs in Using DSPs, FPGAs, and ASICs	379
7.6	Power Management Issues	379
7.6.1	DSP Power Management	380
7.6.2	Low-Power VLSI Design	381
7.6.3	Architectural-/System-Level Approaches	383
7.7	Using a Combination of DSPs, FPGAs, and ASICs	386
7.8	Conclusion	387
7.9	Questions	388
8	OBJECT-ORIENTED REPRESENTATION OF RADIOS AND NETWORK RESOURCES	391
8.1	Introduction	391
8.2	Networks	392
8.2.1	System Layers	395
8.2.2	Switching	396
8.2.3	Quality-of-Service	396
8.2.4	Internet Protocol	397
8.2.5	Asynchronous Transfer Mode	403
8.2.6	Networks and Software Radios	404
8.3	Object-Oriented Programming	405
8.3.1	Objects	406
8.3.2	Java	411
8.3.3	Java and Software Radios	414
8.3.4	The Radio Virtual Machine	415
8.3.5	Object-Oriented Software and Software Radios	415
8.4	Object Brokers	416
8.4.1	Common Object Request Broker Architecture	419
8.4.2	Software Radio Implementation Issues	422

8.4.3	Object Brokers and Software Radios	424
8.5	Mobile Application Environments	424
8.5.1	MExE	427
8.5.2	Service Discovery	432
8.5.3	Mobile Application Environments and Software Radios	432
8.5.4	Security in Software Radio	433
8.6	Joint Tactical Radio System	434
8.6.1	Hardware Classes	434
8.6.2	SCA Structure	435
8.7	Conclusion	440
8.8	Questions	441
9	CASE STUDIES IN SOFTWARE RADIO DESIGN	443
9.1	Introduction and a Historical Perspective	443
9.1.1	Architectural Characteristics Intrinsic to a Software Radio	445
9.1.2	Architectural Characteristics Important to a Software Radio	446
9.1.3	Architectural Characteristics of Practical Software Radios	448
9.2	SPEAKeasy	450
9.2.1	SPEAKeasy Phase I	451
9.2.2	SPEAKeasy Phase II	455
9.2.3	SPEAKeasy Summary	462
9.3	JTRS	462
9.3.1	Goals of the SCA	465
9.3.2	Attributes of the SCA Developed from the PMCS Guidance Document	465
9.3.3	SCA Architectural Details	466
9.3.4	JTRS Summary	475
9.3.5	SDR Forum Architecture Details	476
9.3.6	Summary	481
9.4	Wireless Information Transfer System	481
9.4.1	Architecture Goals	483
9.4.2	Architecture Overview	483
9.4.3	Software Architecture	484
9.4.4	Hardware Architecture	484
9.4.5	Architectural Details	486
9.4.6	WITS Summary	490
9.5	SDR-3000 Digital Transceiver Subsystem	492
9.6	SpectrumWare	494
9.6.1	SpectrumWare System Description	495
9.6.2	Input/Output	495
9.6.3	Programming Environment	496
9.6.4	SpectrumWare Summary	499
9.7	CHARIOT	499
9.7.1	CHARIOT's Layered Radio Architecture	500

9.7.2	Layered Radio Architecture Implementation Example	507
9.7.3	CHARIOT Summary	509
9.8	Conclusion	509
9.9	Questions	512
A	RF ENGINEERING BOOKS AND TRADE PUBLICATIONS	515
A.1	Electronics	515
A.2	RF Circuit Design and S-Parameters	515
A.3	Filters	516
A.4	Microwaves	516
A.5	Oscillators	516
A.6	Phase Locked Loops and Frequency Synthesizers	516
A.7	Receivers and Systems	517
A.8	PSpice	517
A.9	Trade Publications and Periodicals	517
A.10	Web-Accessible Tutorial Materials	518
B	THE COORDINATE ROTATION DIGITAL COMPUTER ALGORITHM	519
B.1	Introduction	519
B.2	CORDIC Overview	520
B.3	Derivation of the CORDIC Algorithm	520
B.3.1	Translating a Point Along a Circle of Radius R	520
B.3.2	Rotation Through Iterative Subrotations	522
B.3.3	Computationally Simplifying the Iterative Rotations	523
B.3.4	Putting the Equations in Final Form	524
B.3.5	Vectoring Mode	525
B.4	CORDIC Algorithm Performance	526
B.5	Extensions to the CORDIC Algorithm	527
	REFERENCES	531
	GLOSSARY OF ACRONYMS	549
	ABOUT THE AUTHOR	557
	ABOUT THE CHAPTER CO-AUTHORS	559
	INDEX	561